OpenCores
no use no use 1/1 no use no use
NOC_Verilog/system c
by kian_mary on Jul 28, 2015
kian_mary
Posts: 9
Joined: Jul 27, 2015
Last seen: Nov 10, 2017
I have to develop a NoC simulator in verilog or SystemC.
I must First develop a simple NoC e.g. a 2x2 mesh, then add static VC organization (4 VC per channel), then expand the NoC to 4x4 or 8x8.anybody has the codes? from where I can download verilog or SystemC? and which one is better for noc simulation?
RE: NOC_Verilog/system c
by dgisselq on Jul 31, 2015
dgisselq
Posts: 247
Joined: Feb 20, 2015
Last seen: Oct 24, 2024
I have found Verilator to be very useful when simulating synchronous logic. I am also very fluent in C++, so it seems to be a natural fit for me. You may find it a valuable tool as well.

Dan
no use no use 1/1 no use no use
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.